




An LSI associative processor
Lloyd Ian Dickman
Lehigh University
Follow this and additional works at: https://preserve.lehigh.edu/etd
Part of the Electrical and Computer Engineering Commons
This Thesis is brought to you for free and open access by Lehigh Preserve. It has been accepted for inclusion in Theses and Dissertations by an
authorized administrator of Lehigh Preserve. For more information, please contact preserve@lehigh.edu.
Recommended Citation
Dickman, Lloyd Ian, "An LSI associative processor" (1971). Theses and Dissertations. 3910.
https://preserve.lehigh.edu/etd/3910



















' '] I 
I' ' 
•. I 
'< ,i .1· 
' ' 
. ' '' l 
'-~ ' ! -
. ' 
~ . r • 
. (. l· : 
·, ' 















11• - • 
.,. •.- -.• 
I; 
1AN LSI ASSOCIATIVE PROCESSOR 
by 
' '" 








1 • I 
: · This thesis is a desigrtl study of an associative 
0 i · I 
i 
,.. 
ptocessor. The processor is a two-dimensional word organ-
.ized array of cells. ;Instructions and data are entered in 
' . 
ran.input register. -Results ripple down the array to an 1 • ' 
ohtpui register. The design is distinguished by the 
ab~ence of address decoding and response-resolution cir-
·cui ts .. ;· The associative, processor array is ·meant to be 
d!ri.Je~iby 
• I l ' ~ : 
! ' 
a ,smal 1 gener.al-purpos e cornpu ter . 






processor cell t'esponds to seven micro-
They sp·ecify the manner in which the 
' ' . 




contailns a single flip~flop to store its state. 
i 
·· Ai symbolic· pr.o .. gramming systE~m, is developed to 
' ' 
• . : . . i . ' ' . illust~ate processor Operations.: Facilities are provided 
' 







' Aj, survey of assoc
1
iative proCessor developments is 
. ~ 
! , 
a1so g~ven as is a dis,tussion of· the inipiementation · of this 
l , I . • 
~roc~s~or using LSI circuit techhology. An appendix pre-
I l \ . --~ ' l 
Jent~ ~he basic concepis of the ~omputer~aided circuit 
.. i • ~ 
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,prdces~or cells. 
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· f 1 , This thesis is aJdesign study of an associative 
' I: I 
·i~ro~~ssor. The proces$or is a two-dimensional word organ-
I 
of cells. ±nstructions and data are ~ntered in I ized 1array . . I 
. l . 
. ·an _1:qpu t register. 
\ 





Results ripple down the array to an 
I 
' 
The 4es~gn is disti~g~ishe~ by the 
' 
absertce of address dec~ding and response-~esolution cir-
cuits. The associative processor array is meant to be 
'· ' : ! 
driven by a small general-purpose computer. 
. . 
t : I Each processor cell responds to seven micro-
\ 
t;-instruction lines. 
' ' They specify the manner in which the 
! 
' ~ells will communicate with other cells. Each cell also 
"' I 
' 




I li I 
: \I 
A symbolic programming system is developed to 
• I 
1 
_ :tllustrate prOcessor operations. Facilities are provided 




io define fields of 
i i . 
! 
:instructions. 
• • • 
data and associative processor micro-
' ' 
I ·1 : 
~ survey of associative processor developinents is 
p : t . 
a1$o given as is-a discussion of the implementation of this ! . 
• , ' t 
";:,.,,~~ 
prhcesJor usint LSI circuit technology. 
I An appendix pre-
' 
' ' 




simulation necessary to verify the performance of the 
processor cells. 
, t ;- i 
f ;, 
! :: 
. . : I! 
: J !1i I i , 
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i . ; 
i - ! 
1 ·' 
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§ 1\:· 1 
























Associative processors (AP) are arrays of elements l l' • ; i j I , , . ' hajving · iboth data storage and logical processi~g capabil-. l· . ' 
. 
i~ies._ They are accessed simultaneously and in parallel I ' l_ i ! . 
i 
. o~ the basi.s of data content with each element performing ! 
. ' 
lo 1g'ical operations. 
' ' 
. 1 · · 1The word ,''associative'' ·r·efers to theor·ie:s: on the ' ! . . . i 
', 
• i 
:operation, of the human mind. Since thought. and r·ecall 1 ! 
\ I proc~~ses are by the association of ideas, any computa-
' i 
1 
t·ional structure which emulates this action is called an \ ' (' 
' ' 
,' ; . . . 
~s~os1at1ve processor . The term refers to the interrela-
tin.nships betw~een data, and not to any particular storage· 
\\ 




1 · Sign·if icant work in this f.ield has been conducted 




were .first used to study associative lo:gic networks. Many 
workers- in the field have proposed AP s·tructures. Only a ' 
f,w hive been b~Ilt, most of which were laboratory models I ·1 ! 
., 
! :.1 ·. ' 
· . , ff individual AP elements, not an entire system. 
: ! ~ The technol~gical difficulties that a fully associa-. ' . i . 
~·' . 
tive processor presented caused the earliest workers in ' l ' 
• 7 
.. theifield to develop content addressable memories. These 
l 
' .i 























.· J. ! . 
' \ 
.r .. ,;. r : 
j. ·~ ' 
: ; ' 
'. t . 
,· I I •• 
'·I 
' ! i 
I i I 




~tstems were constructed of elements which could respond • j ( ' ' i i l 
iij basic s~ar~h co~rnands~ However, distributed logical : \ i : 
!, f-
pjocessing was not included. ' i 1 ' , 
. 
Several algorithms were 
\ 
d¢veloped to permit software to make up for the missing j • 
c~pabili ty. .· 
. I ·, , 
i .. 
I • , 
I I . 
' I • 
• 
3 
. ··1· ..  . I 
. ! ! ' ,, 
.These systems. are potentially -useful. However, their 
• 
·~ ·, 




b·ecome feasible with the advent of 
l~rge-scale integrated (LSI) semiconductor circuits. [ . < l ! ' 
i 
' Requirements~exist for associative processor building 
blocks that may be ·assembled to form large associative 
l~-· arrays!. I , 
' l 
· \The prop6sed applications for associative processors ;: :_ I' ' ii i . 
. ar e!j cl\as s ical. 
! ii_ . 
·1 I f 1 
recbg~ition, mathematical syst~m solution, information 
~hey include file mainteµance, pattern 
; ' f i 
i r 
i 
storag\e and retrieval, translation, and signal processing. : . . . ' k 1 
On~ c~racteristic of associative processors which make thJn alttractive i,s the increased speed due to the parallel i .: I 
I i 
' ' ! 
co,n
1





1 , I ~ "" ! 
,dec1.rea~ed cost due to (the batch fabrication of many iden-, ' I i i 




tin~ a\ fault tolerant structure, and simplified programming. ! 
I 
' 1 
· · This' la.st trait is possible since the plcNl!ement of data in 
i 
' . . 
I 
• • 
1 m\epiory ·_1s 
' i ' ; l 





'. I There are numerous applications for which AP systems '·.ij I · ,, 









































r 1. ' 
.•. .• ,- I 
'; 
'I' 
:.; I r 
, I \ 
I \ . 
~· . 
' 




' ;1 ' . 





• the single major area which will 
' 
~:eve~op new AP system applications. 
i 
" 
' ' i l 
: Presently~ the following categories can make immedi-, 
' ~ ! 1 
-.- '. at\~ use of AP techniques-commun1cations, control, infor-' ' 
i 
I 
mq.'tian .s t·orage and rett ieval, ma therna ti cal sys tern solution, 
p~ttern recognition, and translation. There are addition-
ally 1'.a number of. specialize .. d areas·· of interest. I 
, I 
i Figure 1· shows the organization of a typical assoc-
\ i 
... 
!iqt~~e· processor. There are m words of n+l bits each. ! ' I 
[he !n+lth bit is called the response store. When the AP 
' ' 
is i~terrogated, the success or failure of each word's "i . 1 
seatch i.~ sav~d in the response store. This result can 
:be used to select those words of the AP requiring further 
0 ' 
processing or for output . 




In content .addressable memory (CAM) systems, the 
contents of all words are simultaneously compared to a I 
data register. The diagram of a typical CAM system is 
·s:h9wn in Figure 2. A command register specifies the rela-
tion to be tested (equal, not eqrral, less than, greater I . 
than, etc.). The success or failure of this search is 
stored in a response bit for each word. Those sections of 
, . 
. each word~to be tested are determined by masks in the data i I· 
I 
, I .. , . 
i ; ;, t 
! 
- ! I 
'I 
! ! ' 
.. 


















·"'.t """'_.:· ··. 
• 
"· 


































' l ,--"Looking at the array, we see m words 0£ n bits each 
> • ' 
orgc\.ni zed as a~ :two dimens·i.·.ortal array. Each bit within a '· ~ 
. wore+ communi~a:tes wi·th t:he next lower and· higher order bit 
in.that word. A d-ata. bus connects each bit position t:o the 
corresponding da:ta register stage. Each word is controlled ,, 1 
'by\the corresponding co~and register stage. 
.I The logical structure of each element 
Figure 3. Figures 4A and 4B show the truth 
t it$ operation. i 
! i 






The. CAM element has three modes of opera-tion-search, l ' 
:reqid, a.nd wri te--..-1as determined by the command register 
.entry for that word. In the search mode, the contents of 
. -
' the data register are compared with the elements of each 
word.· 'The states of all the elements Y .. , which are flip-, 1J 
.. flop·s or some other memory implementation, are compared I 
for equ·ali ty. The· re:sponse output R of the highest order 
element in the word is the r-e·-sponse f·or the entire word ' 
. 
~nd is supplied to the command register logic. 
n 
' I 
With a limited degree of sophistication in the com-
'ma*d ;register logic, an array of CAM elements can perform 
relatively complex tasks. 9 J . Efforts by Lewin [7], Seeber 
, 
-and Lindquist [ 14] , and Falkof f [ 20] developed algorithms • I . ' 
, ! ~ 1 f f 
' 
-to-im~lement -complex operations by repeated use of the 
three basic CAM micro-instructions. Lewin examined the 
I 
I 









~ ... _ 












. ' h 





'' . :; 




pr,Qblem o·f reading: ou,t in lex·ic.o~g.raphica,l. order all words l ' -
wh1~ch answ.ered a given description. Falkoff (using 1: 
Jv:erson's notat±·cin) discussed the ~onstruction of search ' ' 
6 
· algorith~s for.operations such 1as maximum, minimum, greater 
' 
. 
1 • :than, less than, nearest t6, between limits and sorting. 
. 
• 
., I •. f 
'. 
., ·- I 
; • I 
I 
i 'I 
§1.3 Array Log_ip 
: An AP may b-.e considered to be -a distributed logic 
compm~er. It is a system made up of cells, each cell 
. I . 
beirig a small finite state machine capable of storing a 
I : . 
symqol. The __ diff~rences between this array of cells and 
,_ convi_entional comput'er systems are fundamental. With logic [: . . 
(' ./ 
dis~tibuted throughout the array, there is no need for ; : 
' l 
cou~ters or addressing circuitry. '\ ' ' 
i \ ~ 
The flow of information 
. \ : I 
is phlimar~ly guided by the cells themselves. Because 
~e·trievalrdoes not involve scanning, it is possible to 
r!etrieve symbols from the cell array at a rate independen~ 
. 






a~hieved by letting all the cells participate in the finil . ' ·'· 
lo~idal decisions. The gain in speed is therefore a 
re~ult of parallel activities on the part of the cells . 
; 
rather than ~n increase in the speed of the individual . 'I 
~omponentsd [22']. 
·- ~ l 
. • 
·: i ' . '• 
• I 
, I 




I ,c}rcui t 
! ' \ • Interconnections techniques and batch fabrication. I r , 
:r: ' 
'·' ; I . 













. ~ '• 
~: ' 
\ 
l 1-' .l, 
. 1 
~ 




bet"{een comp.o_n·ents become ·sho-.rter· and less complex, thereby i 
\reducing delays ~nd simplifying layout and checkout. The ' . ; \ ~ 
. '• l 
~niform str~cture means that there exists a simple pro-
~edure for enlarging or reducing the size of the array [4]. 
· The repeti ti"'ve array structure also permits an 
·! 
-:, r,gani za tion -whic:h is. tolerant of failure. Fault- tolerant I i . ,I: I ' 
l·· \ . l 
'¢ompu ting is ''·the ability to . execute specified algorithms .i i ' '. 
' . 
1 
corr::ectly regardless of hardware failures'' [ 43] . If a cell ' ; ·\. ~ 
fai~s, it is possible- to avoid its further use with little 
4egradation of system performance. A program for an AP I 
I 
":" 
makes no reference to a ufiique cell, so that the loss of 
a .~mall group of cells would not require the use of an 
entirely.~ different procedure. 
The complexity of the array l~gic diminishes the i • I . ' 
• need.\for many control circuits. The number of different 
~logic modules mai therefore be kept to a minimum 
, 
, ; I · 
. ' i 
I §l. 14: Programming Considerations 
i ! The conventional technique of addressing by location 
is neither natural nor convenient for most applications ii ' 
[2~]. The mot~on of addressing by data content permits us 
to avoid the artificialities of· location assignments and I 
i ; .,, 
frees us from- the operations of scanni~g, searching, and 
cou~ting -[22]. Such operations in a conventional random-
access memory require complex housekeeplng pr~grams for 
\ 
























I I i 
'i i I 





•; .. t l 
. I : \ , , 











ac,cessling and comp:a.r·ing. the cont,e·nt:s of all relevant 
'>. • j 
I 
·m~mory locationsi 
' ; ; 
I • 
' . 
. AP. systems ·permit data -items to be retrieved by name 
r1~·ther\. than by locatio~, thus allowing for a greater 
l 
vo4abulary and ease of communication with the computer. 
. ' 
Tµ~ associa-tiv·e property· perrni ts us to use symbolic ' . 
" n~mes in source l~nguag=e programs, with no translation 
~d nu;m.eric addresses required. Table entries need not be ; .. 
1contiguous. · This greatly simplifies the storage alloca: , 
tion '.problem. Additionally, the symbolic nature of 
informat 1ion means that fewer assembler or compiler passes i t ' 
arq necessary, resulting in reduced computer time. t 
8 
Contributing to the flexibility of AP systems is 
~the method bj which they are controlled. Since every part 
I , . . l ofi -e~ch instruction 
.. '1, 
. I .• I. ; . . 
, 
specifi~s some control function, 
If the control 
· ·\. nuinerous operations 
.I{ ' ~ ' 
can b.e mic.roprogramrned. 
·). J functions are· known to be illdependent, a .single instruction 0 
. ~ay caus.e·mariy different operations to occur simultaneously. 
To appreciate the power of an AP, note that if we 
... place· consecutive numbers in the same field in each word, 
-... •• 
-i:; and plermit the remainder of the word to be used f9r data 
i. 
l 
• ,t.- \1 : 1 
st~·ralge·, .·.we have· the equivalent of a conventional random-
,acces\s memory. ' The ''address'' is actually the search 
·' i 
param~ter which locates the appropriate data item. There-
\ ~o~e, ia random-access memory is a special case of an 
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/i : ' \ 
::·· !_ : . ·'i 
• ' l 
j ·1 
,; ;_ ' :1 · 
1 'l 9 . ' ., ·1 
, a~ s Jc i at iv e pro c e s s·:a r .. 
. , I \ • 
· ·· i The spvings in processing,time can be seen in Figure 
• 




~qr (convential von Neumann machine) in the execution of ' ....{ 
' 
~ rep~titive arithmetic algorithm. Figure 6 shows the I 
I 
!results for a correlation algorithm [22]. 
' ,-~ 
' : 







· : : ·. The first AP systems: were d·is·cussed 'in the late 
\ 
19SO's. However, since no technology existed for their 
i~~!Lementation, the simple'.r CAM was examined in the 1960's. ' ' . ' 
(Sin<;e ·the storage of large quantities of information was ' i . ' i ' I 
I 
! 
rec~ssary, along with a lo.gical capability, the super-/ 
' . 
1 . 
l~on~ucfive phenomenob that cryogenic technology offered 
I ' ' I .. ' . 
\was; ·investigated. I . ' 
. 
The use of cryotons as memory elements j ' . I ! . • 
per,itt~d the retention of millions of bits with a limited ! ' i I .. ' 






The early implementation.s of the CAM involved the I . 
exclusive use of 
' l : • 
1
~or~cast that AP i i ! " 1 1 I ; ! . 




systems of 106 ~o 
At that time it was 
10 8 bits would be 
Since the planar·density is 10 5 bits per square 
~ '. ! 'inch 1 
. !) trhis_technol~gy was thought t}) be well suitea for 
... the: production of large, repetitive logic arrays. The . : I 
. t 
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. ielcon:<bmic • I 
• • . • • • 
. . i 
' I , 
I 
·' 
[ 4] . In particular, it has not been possible to 
·'.$how· that cryogenic ;circuits possess any functional ,. 
advantages over c .. ir.-cui ts realizable in competitive tech-' . . . 
. . ' . 
·»kJlogies. .Figur:e 7 shows the relative cost of an entire :' :1 . '. 
, c:i~yogenic sy·s··tem as a function of the number of logical 
I 1' r 
·• 
10 
c:e~ls per axray~· Since the initial cost of the refrigera~ ' ' i ! 
' 
' 
t~on hardware is· :exc.·essive, this technology is only 
I 
economica·11y practical for arrays with at least 10 6 cells 
i 
\per array. Actually, although this technique looked I 
' ' i -
promising, it never left the laboratory. 
' 
The development of LSI semiconductor arrays has i l .
. ~etmitted the successful fabrication of both large and 
,. . i small arrays. The a·bili ty to fabricate: large scale inte-





1 grat,d circuits with several semiconductor technologies . z 
(bipol·ar, MOS, etc.) permitted the placement of ~everal 
hundr~d logic gate equivalents on a small monolithic i 5.?P' 
chip. The size, speed, and power advantages of these 11 , : I 
t~chnologies are extremely attractive. It is therefore ' 
,. 
~ossi~le to construct memory cells with search response . I . . , 
l9gic \and have them surrounded by a significant processing ,· ,! I ;; , H 
·c~pability. 
' ' . i ; 
• I · This combination of storage 'and logic permits the 
bJJth of the first true AP. It should be evident that : j ! i \ 
' ' 
t~~-CAM system was a subset of the more general AP. The ~ l : . 
advfent o..f LSI in the middle to late 1960's permitted ; ~ "-:::i 
l ) 
: i : 
i I I 
' \II ' 
J • 
1 I .• 
!. i I , t .; .. 
j : 
t ;, '. 















i renewed .e-:f·£orts into the construction of AP systems . 
• 
' 
. i · : As can be the case where even LSI is involved, the j ' I, : 
.• ·• s I . . , ... 
_ lpack~ging and interconfiection of the circuits can involve 
11 















,~ircuits themselves. The small si·ze and power require-
rnents a£ ~ath AP ce1·1 make it difficult for each cell's I I 
\response to"be distributed on large data busses to the 
. l ' 
Af contro·l logic. Addit.i.on·a1 problems arise when the 
r 
./-c.o~tent s of re~ponding words ar~ to be read out of the 
'AP since it must be possible to select and address each 
word individually. This implies that circuitry must be ' 
provided to identify the responding words and then address , I, . 
0 
. them sel~ctively. Thus, the need for address decoding 
circu:i.ts def eats many advantages of a ''content- addressable 
memory.'' A·ccordingly, the AP structure that will be 
described in the next chapter does not require a response-
' 
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~ypical Associative Processor Organization 
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Typical CAM Element 
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Rij ·yij Dj """" Rij 
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ASSOCIATIVE PROCESSOR DESIGN 
-2.-1 Organization • 
I • 
-. 
In discussing the AP design, we will first give an 
overview of an entire AP array. We will then talk about 
Word and bit operation~, and finally, the functions of 





Looking a Eigure :s, we see an array of m words with 
rt AP bits each. At the top of the page is an input 
register; at the bottom an output register. During each 
glock period, AP micro-instructions and data are loaded 
into the input register. The corresponding bits in each 
- -0 





. .. ' ·, ' ... 
lineicontents may change as they are passed down from word ! i 
I I 
\ f 




f~gister at the end of the clock period. Thus, instruc-
! . : 
tions and data are inserted at the "top" of the AP at the 
start of a clock period and results are received at the 
\ . 
,, 
''bottom" at the end o,f that clock period. The clock period 
1mu~t, of course, be long enough to permit information to i 
' l t f 




. ' ' i i 




an~ horizontal. The operations that can be performed in 
,each dimension may be discussed separately, although their \ 
,I 
• 









int~ractions must ultimately be understood to properly use 
the AP. 
\ 
· By looking at a vertical "bit-slice" of the AP (the 
sameibit of each word) we see that adjacent words • communi-
cate by passing data down the AP. This path is a one-way 
link. A given word may only speak to those words "below"it 
and be spoken to by those words '' above'' it. 
' . 
I • 
By looking at a horizontal "word-slice" of the AP 
' 
·.(all bits of the same word), we see that cells communicate 
: ' 
; 
by transferring a "response" from the least significant 
' 
! . 
; ! . 
• 
bits {lsb) in the word to the most significant bits (msb) 
ip the word. The response of the msb in the word is made. 
! 
a~ailable to each bit in that word. This is called the 
word response (WR). The word may, therefore, be adaptive, 
' in that the word response may affect the operations of the 
; . i' 









Each AP bit cell contains a single flip-flop storag~ 
i 
dircuit. The contents of this flip-flop is one data bit, 
jfst is each core in a magnetic memory system stores one 
. i i ' 
,"
1bi t" of information. However, since our AP bit cells I 
.. 
have a logical capability, we might wish to consider the 
' 
' 
if1:i.p-flop as the state of the bit cell. 
' . 
§~.2 Terminology 
l: Before conti~ing, we will introduce some terminology Ii 

















\ ·1 ! . 
' 
to facilitate a d:etailed ce-11 description. 
fol:lowing is in refere~ce to an AP bit cell: 
Each of the 
.. l 
. . ~; 
•. l 
·' 










·:· F·.·1 ... ' F ·2·· . 
. ~ ! 
/ 




in word above 
data line out of a bit cell to bit in word below 
stored bit; contents of the flip-flop 
next stored bit of a bit cell; SB' >SB at the end of the current 
clock period 
bit response from next lsb in the 
word 
bit response to next msb in the word 
/ ~ 
word response; BR of the msb in word 
micro-instruction lines to select 
one of eight choices for BR 
a function internal to the bit cell 
micro-instruction line to select 
one of four choices for F 
~icro-instruction line to control U conditionally on WR 
micr.o-instruction line to control SB' conditionally on \'1R 
.system clock for synchronous timing 
of AP operation; all micro-instructions require one clock period for tl1eir com-pletion 
Figure 9 is a block diagram of an AP bit cell showing all 












§, J2 ·• 3 












'· A word may be patti tioned into an arbitrary number 
of fields of contiguous bits. The concept of a field is 
,I 
useful in the programming of the AP. Since there are no 
23 
hardware field definition indicators, the micro-instructions ( 
themselves must account for the presence of fields. 
Generally, a contiguous set of identical micro-instructions 
~ill denote a field. The lsb is on the right and the msb 
is 9n the left, following the convention shown in Figure 8. 
EVl'en though each bit cell has its own BR and~ lines, we 
may t-hink of the BR of the lsb of the field to be the 
/\. response into the field. Similarly, the BR of the msb of 
..,,,, 
.the • field 1S the response out of the field. We, therefore, 
should not think of an AP micro-instruction as specifying 
a transfer function for an isolated bit cell. Rather, the 
. ways in which these micro-operations permit fields of data 
to '.ripple down the array should be considered. 
' 
§2.4 Intra-word Operations 
J 
We will now discuss the various operations of which 
the AP bit cell is capable. First the horizontal intra-




our 'attention to the vertical inter-word transfer of data 
through the cells, the changing of the cell's flip-flop 







'Muc.h- of the_ power of our AP system comes from the 
intra-word operations which can be performed. These 
24 
/\ operations determine the contents of BR for each bit cell. /\ 
' The BR lines permit communications between tl1e bit cells 
of -a given word. 
Eight operations have been supplied. They are 
· sielected by the three micro-instruction lines RF 1 , RF 2 , 
and RF 3 . Figure 10 is a truth table specifying these 
operations. A micro-instruction mnemonic and a brief e . 
" description appear to the right of each entry in the 
' 
table. To facilitate further discussion, if we were to . ( \ 





I . ' 
I ' ~ ~ i ,I 
! I 
\ I I i 
- I l 
be set to RF 1=1, RF 2=1, and RF 3=o, so that the opera-A BR=SB would be selected. 




. ' I l I I 
' . 
' ! i I I . i
t '\. 
\ : t 
f, 1 \ 
I · I 
. l i 
' ! 
RF=BR The output bit response is just the input 
Bi \ response. Thus the bit cell is eff ictively trans-
1 ' I I, ' • p4rent in the horizontal direction. 
! l ' 
; ~ . 
I 1 
. ' . ' ~ i 
~ ; 
; . 
;· ::, , RF=EQUAL This is a test for logical equality. The . 
" : /\ ioutput is,BR=BR if the stored bit is the same as the data • 
.A 'input ~o th~ bit cell. Otherwise BR=O. If several con-
.. 














t \ l 
I 'i 
I J 









,, /\ ' 
' iR into the lsb of this field is 1, then BR out of the rnsb 
• this field • 1 if D equals SB for each bit cell • the 
1n lS in ' I I I 
f ie.ld. If one or more mismatches are present, then the ; 
i /\ field's BR would be 0. 
:.RF=CARRY This operation is used in conjunction with 
aivertical operation to perform addition. In this case we 
J 
I 
w~n~ to propagate an arithmetic carry from the low to the 
' ' i : 
i 
hligU:i order positions in a field of bit cells so that un-
s~k~ed integer addition may be performed with the stored 
contents of the cells and the data input lines. Any over-
" flow will result in ~=l from the Illsb in the field. We may 
·, 
also note that if BR into the field is 1, and the input 
data is all 0, then we are adding 1 to the stored field 
' 
contents. 
RF=F This operation causes the cell's output 
response to be an internally generated function to be 
described later. With this facility, we can shift left 
' storer bits and input data,/ find the ring spm of all the 
bits lin a field, or left shift the ones complement of the 
i • 








RF=LESS In this case we are testing to see if a 
•.: 















. i . 
J. ' j 
(' ·'. 
( .! 
L ~ I · ·: 
;: : 
·c : 
I ! i 1· ; 
l -I ' 1 '1 
·.1 ! - ..• ':i I ; . i 
1 
! l 26 ! I • • I I , ' I ' ~ I I 
I ' ! 
· ·tliahi or· equal to" the corresponding· field of stored bi ts. 
. I ! 
: 1· - ' i 
, B;o 1th of these fields are taken to be unsigned integers. : . ; 
' i 
I j 
I{ the BR into the lsb of the field is a 1, the comparison 
' I I 
I 
~:S: ~·1 less than or equal to.'' 
s 1on is strictly ''less than.'' 
If this BR is 0, the compari-
/'.. 
The BR of the msb in the 
f:ield is a l.,.if the test succeeds. It is a O if the test I , 
f~a:ils . 
... 
. .l . ' 
;. !: 
•<I,. 
RF=GREATER This operation is a test that is 








o\r. equal to" or strictly "greater than" the corresponding 
. : f!ield of stored bits. The same conventions for BR into ~ . 
. ' 
., 










j : : 
r ; ·: 
I , ; 
RF'=S.B This operation causes the bit cell's output 
reS:ponse to be the contents of the bit cell's flip-flop. 
/W~ can use this to shift information left in a word or to ( 
! 
,j 






: i' : i 
I ! I i 
I : r I 4 • ! I ; ! : 
' I f 
! ! 
the ~nput data to that bit cell. This permits us to shift 
I 
' 
RF=D In this case the bit cell output response is 
iriput data left or to sample the contents of a particular 


































In the vertical direction, inter-word communication 
. ·occuris as each bit cell in a word receives one data input 
• 
i(D) 1 from the bit cell in the word above it and generates \ ' l . I 
,A. i 
.. ' 
~ne data output (D) for the bit cell in the word below it. ! t ! 
~or the highest word in the AP, the D input comes from the . i . i i 
.~P input register and represents initial data. For the 
A lowes\t word in the AP, the D output is stored in the AP 
output register at the end of the clock period and repre-
. I ~~~ts the results of the current AP operation. 
The bit cell~ truth table is shown in Figure 11. ' 
• If. 1,the data output conditional (DC) micro-instruction line 
lis O, then the output data i is just the input data D. I : \ L j 
, Thus, the AP bit· cell is transparent in the vertical ! 
direction. However, if the DC line is a 1, then the data 
1routput is conditional on the word response WR. If \\1R=O ; ""' ...... 
:then-horizontal. operations, as specified by the RF 1 , RF 2 , 
and ~F 3 lines for the word have failed; the data will . ' . 
ther~fore pass through the cell unchanged. If WR=l, the 
hori.zontal tests have succeeded, and the cell's data out-
put 'is the internally generate·d function F. Thus, the 
,vertical £.low of data through the AP. can be changed as a 





























_§·2; .·o · :Stor·-ea s·,tate I: 




a\the.end of each clock period. A stored bit conditional 
1 (SBC)_micro-instruction line controls this operation in 
mu~h the same manner as the DC line controls the passage 
of data vertically through the cell. The truth table for 
:this operation is shown in Figure 12. 1\fhen SBC= 0, the next •: 
stored bi~ SB' is just the current stored bit SB. There-' . ' 
' 
' fore, there is no change in the state of the cell. If ' .. 
\ SBC=l,. SB' is· conditional on the word r .. esponse l'IR. A 
f word response of O means that SB will not change. A word 
-~ 
' .. -. 
, response of 1 means that the next stored bit will be the 
current value of the internally generated function F. Thus 
the state of the AP bit cell can be changed conditionally 
on the results of intra-word tests which may use the data 
tesults of previous words in the AP. 
. •· . 
§2.7 · Internal Function 
The internally generated function F that we have 
previously -mentioned is shown as a truth table in Figure 
13. T~e F1 and F2 micro-instruction lines select one out I . 
of· £,our possible ope-rations to be used. We will now 







i f 1 Iii 
\ii 
', \ t 
I:.! 




















. - . . . I 
\its elf. 







' •-. ; : 
J. -~. F=NAND The logical NAND of D and SB is taken. If i . . I ' I : 1 . I ijeithe~ of these values is 1, the complementation of the ,!: i ,, 




I . . . 
. . . 
1 F=SUM Th·e· ring sum of BR, D and SB is taken. \\'hen 
used with the horizontal intra-word operation RF=CARRY, 1 ~ 
r 
we dan add fields of unsigne'd integers. _If the input data 
to the field is O and RF=F, we are effectively taking the 
riing sum of the entire field. The BR into the lsb of the 
field could~be used to determine th~ use of even or odd 
p.ari ty. 








~ : The logic equations that completely describe the AP 
bit cell are given in Figure 14. They may be considered l 





§ 2 .\ 8-
•, 
' ! 
I Symbolic Instruct.ion Representation 
We have now completed describing the AP operations. 
~ Beiore b~ginni~g to dis¢uss the ways in which· the i " I 
i ' 
! _; 
- i '.j . 
. : :i ' 

























rn~cro~perations can be utilized, we will present a 







. ' .. 
·- ' 
The symbolic representation of AP operations requires 
fi~st, that the word size, field boundaries and micro-
op~rations be defined, and second, that AP micro-instruc-• 
; i 
' ' 
ti[Qns be· applied to specified fields with given initial i : 
i~put data values. We will now discuss the three ,- : ;• I . 
deif irii tions. 
: ; , t . 
. I 
: ' 
. ' . 
I 
i WORD - An AP system, as previously mentioned, con-
I ~ 
tains an array of m words with n bits in each word. In 
order to properly generate AP operations, we must specify \ 
the number of bits in a word. We could simply write down 
a number, such as 28. However, it is important to assign 
: . -
a number to each bit position in the word so that fields 
of data within a word may be properly denoted. By assign-
ing a. number to the ms~ and the lsb in the word, we know 
the number of every bit position in the word. Thus, 
WORD (1,28) 
'. 
de'ndt,es 1 as the msb and 28 as the lsb. There are, of 
qourse, 28 bits in the word. If we have an eight bit word, I 
i : 
' . 






· 1 : : WORD ( 7 , 0) . 
I : :: 
I: i 'i i . The WORD definition must appear first in an AP 













' '.i ; 
of bits and their relative positions should not change 
'. 
during the execution of an AP program. 
-
·FIELD - Since most AP operations do not reference 
-~n entire· word, we need a way to symbolically define 
''· 
t±elds of coritiguous bits within a word. ! . " I ,! 
' . ! 
~ye~i.fying the msb and lsb of the field. : I , 
. i ; 
This is done by 
It should be 
obv·lous that the WORD definition l forms the basis for the 
. , I 
FI~LD definitions. . ! For example, if we have a word of . ! 
. forty o its. ) 
I '· 
.. 
I. I : . (1,40) 
we ·could divide· it :into four equal parts 

















into two equal parts 
FIELD 
not divide it at all 
FIELD 
. I 




' i . it into three unequal parts I 
. 
' ' :i 
! •• ·1 ; 
• I ~ 
' . 
1 ' 
·I( 1 ~ 
FIELD A(l,8),B(9,23),C(24,40) 
~r ·tot even use all of it '· 































F·or a field one bit wide, we need only specify its 
bit posi't.ion as in 
FIELD MOSTSB(l),LEASTSB(40). 
·rh~·s, any group of one or ~ore contiguous positions in a 
word may be assigned a symbolic name. 
MICRO - An AP micro-operation is a particular set-
• ' 
ting· of th¢. seven micro-instruction lines of a particular 
~ii-slice .. When combined with initial data in the AP 
32 
I input register:~ the logic behavior of every bit in that 
bit-slice is ·specified . 
• 
To assign values to the RF 1 , RF 2 , and RF 3 micro-
instruction lines, we will use the mnemonics on the right 
-
.side of figure 10. Thus, if we write RF=GREATER, we are 
• 
s¢~ting RF 1=1, RF 2=o, and RF 3=1. Similarly, to se} F1 I 
an~ F2 we would refer to Figure 13 and write F=NA~D if we ~ 
warited F1=0 and F2=1. The DC and SBC micro-instruction 
· 1:ines are O unless their names appear in the !'1ICI{0 <lcf-
inition, in which case they are set to 1. An initial 
. 'ti 
binary data value may be specified by writing D=O or D=l . 
. 
Default values for micro-operations are RF=BR, • 
F=SB, DC=O, SBC=O and D=O. This will cause the bit cell 
:to be:i transparent in the horizontal and vertical direc-~' I . 






































.would take the default values except for D=l, while I 
. i SAM MICRO RF=CARRY,F=SUM,DC,D=O I i I 
wi!ll propagate an arithmetic sum down the D line. In 
I 
summary, the MICRO definition assigns to the name on its ! [ I 
I 
left specified micro-instruction attributes. 
We have described the three types of definitions 
that are necessary to produce AP instructions. The execu-
tion of these instructions requires that we specify the 
micro-operations and initial data for each bit position 
I 
in tne word. Since all the bit cells in a field receive 
the same micro-operations, we need only name the fields 
and their corresponding micro-instructions. For example, 
SAM ALPHA 
means that the micro-instruction defined by SAM will be 
applied to the micro-instruction lines of all the positions, 
in the alpha field. All other bit positions in the word 
will contain default values for micro-instructions. If 
we were to write 
SAM ALPHA=S 
.we.would over-ride the defined data value in the input 
register of 9~ The number 5 would now be right justified 
[ 
\ in,,he alpha field. The instruction 
SAM ALPHA=l,BETA,GA.M:MA=8,DELTA=3 i 
I : I 
~ould use defined data for the beta field of the input 
• 









overriding data. This is done, since in some cases spe-
·' 
cific binary data is required, while in other cases, the 






\ \ . §2.9 Programming Examples 
i l In order to obtain an understanding of the use of . I I 
I 
the AP·system and the symbolic language, we will present 
several short programming examples. In each case the 
word is partitioned in the following manner: 
17 
/ 
r;J. ~ « ~ ~ i 0 ~ 5 fi \ rg I 2 3 I r 
. ·. 
l . .-. . 
-12. / 3 I+ 18 19 Z o Z.t 28 2, 4, 4 f. 43 
~ . 
.,./ 
There are four data fields, separated by single manage-
ment bits. There are also two management bits at each 
' 
end of the word. The symbolic representation of this 
would be: ~ · 
i 









We will first discuss a few simple AP operations. 
wJ can set a field to any value with 
SET MICRO F=D,SBC. 
34 










current input data content D. By looking at the truth 
. tables for SB' and F (see·Figures 12 and 13), we ascertain 
that F must be ·set to D, SBC must be set and \'/R must be a • 
1. · The first two conditions are part of our ins true ti on. 
W~ is the result of an intra-word comparison. If SET is I 
the only non-default micro-operation in the word, then /\. 
BR=l will propagate from the lsb to the msb of the word 
·_ setting WR to 1 since RF=BR for SET. Otherwise, SET Ytrill 










The entire pro.cessor can be cleared to zero by 
[l] SET ALL=O . 
Now, suppose the alpha field is to hold an identify-
tng number, and the beta, gamma and delta fields contain j ' i 
tnformation relevant to alpha. A zero alpha field signi-i ! 
fies the ·absence of information in a word. To find the 
I first available. empty word we could write 
MATCH MICRO RF=EQUAL 
: [l] MATCH ALPHA=O • ··t 
/"\. Thi would make BR out of the alpha field dependent on the [ 
' i 
success of the match. We must still flag this ,.;ord as 
:acceptable. As previously mentioned above, the SET opera-













[l] SET MBl=l; MATCH ALPHA=O 
';\ 
· .... 








will set an indicator bit (management bit 1) if there is 
' 
'a successful ffiatch on alpha equal to zero. Then, the alpha, 
beta and gamma data fields could be set by matching on 
MBl=l as 
; 








[2] MATCH MBl=l; SET ALPHA=alpha,BETA=beta, 
GAMMA=garnrna,DELTA=delta . 
clear MBl, since we are now done, we would use 
[3] SET MBl=O . 
• 
The: complete program is repeated below: 
[l] SET MBl=l; MATCH ALPl-IA=O 
[2] MATCH MBl=l; SET ALPHA=alpha, ... ,DELTA•delta [3] SET MBl=O . 
! 
This, however, does not accomplish exactly what we 
' 
had in mind since step 1 will flag everx word with alpha 
' 
~qual to zero, permitting step 2 to store data many times ' 
' . 
I 
more than should be done. We must therefore modify our 
~rocedure to flag only the first word in which alpha 
equals zero. The following micro-operation will enable 
us to do this: 
FIRST MICRO RF=EQUAL,F=NAND,DC,SBC,D=l 
The FIRST micro-instruction will find the first 
occurence cxf a bit set to 1, change it to zero, and 
· propagate a O data value. This ~ill work fine as long as · 
all later stored bits are 1. To achieve the correct 
results in cases when the stored bits are 0, we will 







J , .. 
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[ 1. 5 J [3] 
SET MB1=1,MB2=1; MATCH ALPHA=O 
FIRST MBl; MATCH MB2=1 
SET MB1=0,MB2=0 
37 
Now that we have a way to store information, we need 
a procedure to remove an entry from the AP. This is 
analogous to our first (erroneous) attempt at entering 





SET MBl=l; MATCH ALPHA=alpha 
MATCH MBl=l; SET ALPHA=O,BETA=O,GAMMA=O, 
DELTA=O 
SET MBl=O . 
To change an entry in the beta field of a specific 




SET MBl=l; MATCH ALPHA=alpha 
MATCH i1Bl=l; SET BETA=beta 
SET MBl=O . 
This ·last procedure followed the format of the previous 
examPles. We could have, however, reduced it to one 






(l] MATCH ALPHA=alpha; SET BETA=beta. 
So.far, we have discussed several fundamental AP 
Operatiolls. More powerful operations will now be covered. 
To find the sum of all the gamma field entries 







(1] MICRO RF=CARRY,F=SUM,DC,D=O TOTAL GAMMA . 
In this case we have set the horizontal operation 
to propagate a carry and the vertical operation to propa-r 
I . /\ 













m~cro-operation (placed in the high order part of the j : 
, I : 
wbrd) then suggests itself: 
ONE MICRO RF=D,D=l , 
Thus, an AP instruction to find the sum of the gamma field itr 
' 
would now be: 
~ 
fl] ONE MBl; TOTAL GAMMA. 
' 
Well,, • again we are almost there, but not quite. A zero 
, 
'~arry1 into the field is required for proper addition. If 
wie use 
ZERO MICRO RF=D;D=O 
' 
t!hen 
y1] ONE MBl; TOTAL GAMMA; ZERO MB7 
\ 
will do the trick. 
Thus, proper AP operation requires that we know the 
bit responses into and out of a field, forcing them to a 
predetermined value if necessary. 
" ' \ 
"' l As another example of AP usage, let us count the 
number of times the delta field contains the number 4. We 
Will use the beta field for counting in the following: 
' 










SET MBl=l; MATCH DELTA=4 
MATCH MBl= 1; ONE MB2; TOTAL BETA: ONE ?i,1B7 
SET MBl=O 
-
Step 1 clears the addition field. Step 2 records the 
occurrences of a 4 in the delta field. Step 3 will propa-





tbe previ-ous sum will propagate. Nete that we have forced 
the carry into the beta field to be a 1, thereby adding 














the APl output regrster at the end of the clock period for I 
. f 
r , \ 
step 3 r· 
f 
For greater efficiency (but less clarity) steps I I 
·1 and Z, or steps 2, 3 and 4, could have been combined. 
This latter regrouping would mean that the test for delta 
equal to 
I ! 
~ would generate the proper carry~into the beta 
f ie·1a ~s • 1n 
I 
,, ' i 
i fl] 2] SET BETA=O ONE MBl; TOTAL BETA: MATCH DELTA=4. 4 ' .0:, 
' : 
§2.10 \Multiple Response Problem : ' 
One of the most significant problems in an AP system 
' is the case of more than one word responding to a given 
~\earch criteria. Several workers in the field [7, 32, 34, i 
~6, 37, 39] have proposed various hardware and software 
approaches to the problem. These techniques either utilize 
circuitry to indicate the presence of no response and one 
·or more responses, or the use of response decoding circuits 
to determin.e the address of the highest priority responding 
word. The first approach necessitates a software algorithm 
(and many memory cycles) to identify all responding words . 
.. 
~· :The second approach needs only one memory cycle per res-I J ' i , I I I 
\pdnding word; however, a great deal of decoding circuitry i I · ' . j • i . 
. 
















~, Let us see how our proposed AP system would operate 
in th:is case. As before, we will use the alpha field to 
• 
hold an identifying number. Assume that more than one I ' ' . 
~ord may contain the same non-zero alpha field contents. 
Eollowing our previous examples, I • 
' 
/ 
[l] SET MB1=1,MB2=1; MATCH ALPHA=alpha 
·~ill·set management bits 1 arid 2 of ~11 the responding 
words. To read out each word in turn, starting from the 
~ 




READOUT MICRO F=SB,DC t [2] FIRST MBl; MATCH MB2; READOUT BETA,GAMMA, DELTA. 
40 
Step 2 is repeatedly applied as long as MB2 is O in 
the AP output register in order to read out another word. 
When MB2 is 1 in the AP output register, there are no more • I 
' 
~esponding words to be read out. We would then execute ., 







[3] SET MB1=0,MB2='(). 
·Thus, n responding words may be read out in n+l memory 
cycles.• No address decoding hardware is necessary. 
' f 1 f 
' ' ...... ' ,,· . /' ~ !: 
., ; I 
' ' 
~ \ 
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AP Bit Cell 
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F internal function 
•• 






















































<. WR SB~ 
0 SB no change • 
l SB no change 
0 SB no change 
1 F internal function 
SB'- ,SB at trailing edge of CLOCK 
., 
,, 






















































































































+RF1 ·RF 2 ,RF3 -F+RF1· RF 2· RF 3 ·[(D·SB)+BR·(D$SB)] 
+RF1 ·RF2 ·RF3 ·[(D·SB)+BR·(DffiSB)] 
! 
,I 
. : . 
. 
' ! .. 
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·D = 




,.. '· l 
1 
' ; / 
,f ; ./ 
; i: : i 
I .i 'i i I: r , : 
1. ·; l I 
' . 
+RF1 ·RF2 ·RF3 ·SB+~F1 ·RF2·RF3- D 
.. - . 
Dc,n+WR·D+DC·WR~F 
• 
i : ,: ' 
i:: 1 SB' = 
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(SB' ~ SB at trailing edge of CLOCK) 
. ~ 
j -j ·SB+j ·F. (D•SB)+F -~ ·(BReDeSB)+F ·F ·D l 2 l · :2: 1 2 1 2 
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LARGE-SCALE INTEGRATED CIRCUITS 
§ 3 .1 · .Background 
48 
.Digital circuits have been on an evolutionary spiral 
' f:otr the last 20 years. Whereas the basic concepts of ~ .. "l ! 
·1 
:iJogical realizations have changed little, notice~1ble l ! 
changes have been made in their mechanization. Tl1e se i 
I \advances in hardware implementation have been most promin-• 
ent with respect to the speed, cost, and reliability of 
the computation being realized. 
\ In the past, an increase in speed has normally been 
1 
a~companied by increased hardware costs. A similar rela-
-t~onship has also followed fncreases in reliability. I 
\ 
. Presently, the technology is approaching a point where 
sJpeed., rel iabil·i ty and cost, previously incompatible, may 
very well become compatible. This is being brought about '. 
I b:V. the advent of batch fabrication. For the pt1rposes of 
this .. discussion, batch fabrication can be defined as the 
s~multaneous processing and handling of multiple devices 
as a single unit from raw material through final assembly 
and test. 
• 
Batch fabrication of integrated logic gates provides 
advantages; in the three previously mentioned areas. First, 












entire array of devices, and the necessary packaging and 
. 
testing can be implemented at a higher level. Second, 
reliability is increased since higher quality control is 
n~cessary at each level of fabrication and a minimum 
nu~ber of processing steps is carefully established. i 
i 
Thtrd, ~he higher packaging densities of integrated batch ! ' 
fabricated devices provide shorter interconnection path 
' 




§3. 2; System Integration 
Large-scale integration (LSI) is the simultaneous 
realization of large area circuit chips and near optimum 
component packing densities to reduce costs by maximizing 
the number of system connections at the chip level [57]. 
lntekration is the bringing together of individual parts 
• 
49 
to make the ~ole. Circuits fabricated in this manner are ' . 
~oth reliable and cost-effective. This concept . 1s a 
. ' 
tiat4ral extension of the monolithic integrated circuit. 
·-
The integration mentioned above can occur at five 
different levels. Figure 15 shows examples of these 
levels. • 
The component level is the world of the "circuit" 
designer. He manipulates active and passive devices to 
·\ 








produce the physical mechanization of simple logical 
operations. At the circuit level is the ••1ogic'' designer. 
The work here involves the logical realization of non-
trivial subsystems from simple circuit building blocks. 
: l \The're exist several well-known techniques for i111plc;]c11ting ' 
·-the s1e functions such as Karnaugh maps, Quine-~1cClt1ske)'" 
minimiza-tion, and Venn diagrams. The algorithms are so 
good, that in many instances a computer program could 
threaten the job security of the logic designer. 
'. The ''systems'' designer takes the sub- systems as 
building blocks to create complete systems. There are 
some methods known for mechanizing these transformations 
[6·6]. However, until more work is done in this field, 
the systems designer will be as much an artist as an 
• engineer. 
Finally, the designer working at the fourth level 
I 
of integration will be using entire systems as the building 
blocks to form the final product. To date we are not \~ct 
" 
at:this stage. Its basis, however, is already being pre-
pared by the efforts of computer scientists to establish 
the· principles of software engineering. At this last level 
of integration, all thi hardware will be off-the-shelf 
·sys~erns. The necessary modules will be interconnected and 
-driv~n by the software. Ultimately, we will be able to 
·spetify the final products with a computer generating an 
' 
I ! : ./ 
I a ; 
51 
optimum hatdware configuration and operating program. ' 
§3.3 Design Techniques 
There are many different technologies and techniques 
b~ which LSI may be realized. The three principle methods ! i 
I 
of creation are a standard product line, a universal 
array, or a custom circuit. A member of the standard 
product line is a generally useful circuit. It may be a 
random access memory (RAM), or a large shift register. 
Production of such circuits is in large quantities and 
electro~ics distribution houses usually have them in stock. 
A common situation would be to find several members of an 
LSI standard product line connected by individual logic 
ga.tes. 
A universal logic array is a pattern of simple 
gates fabricated on the LSI chip. The final step in the 
manufacturing process is the metal interconnection layer. 
This is customized for each user. Since the array 
structure is so regular, it should be possible to develop 
d~s~gn automation (DA) techniques to permit the automatic I 
·generation of metalization artwork. It should, therefore, 
- be'.- evident that these arrays offer an efficient approach 
for small volume sub-system requirements. 
A custom LSI chip may be developed by the use of 
i 
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must individually pO$J. ti.on and ere ate artwork for every 
device on the chip. The standard cell approach, however, 
is-_ an example of a DA process. This technique requires a 
library of completely designed cells. These building 
blocks may be gates, register stages, buffers, or even com-
plex functions. What they have in common is sho,a:n in Figure 
1 16· .. Every cell is of the same height. Input and 0Ut})L1t 
.~conne~tions (pins) are made at the bottom. Computer files I 
\contain the· width of the cells, the relative pin locations, [ 
and ,the geometric patterns necessary to generate proper 
' ar·tw:ork .. 
Figure 17 shows a typical custom LSI chip using stand-
ard cells. The logical cells are arranged in three islands 
with two rows on each island. Input, output, power and 
ground pads are located on the periphery of the chip . 
Metallization paths connect the cell pins to form the com-
plete sub-system. The chip is finally bonded and sealed in 
-
a suitable package. Computer programs have been written to 
properly plate the cells, route metal interconnection 
paths, and generate the artwork. The designer need only ! 
I 
,supply the names of the cells to be used and their logical 
interconnections . 
' I 
' ' I 


























~ust be selected to implement our circuit. Many people . i , ' 
~ave written a great deal about this subject. As such, i 
\it would be redundant to duplicate their efforts. 
however, try to point out the principal concerns in 
I will, 
selecting an LSI circuit technology. ; 
\\ 
The selection process involves the following 
tradeoffs speed, power, supply voltage, noise immunity, 
availability, operating temperature, compatibility with 
other circuits, driving capability, logic conventions, and 
of course cost. Although it would be desirable to examine 
specification data and by some means choose an ''optimum 1 ' 
' i 
technology for a particular application, a great deal of 
subjective reasoning actually determines the result. 
The AP cell that has been proposed in Chapter 2 
• 
sho~ld meet the following requirements low static power ~ . 
dissipat_~on, high packing density and low gate propagation 




§ 3·. 4. 1 
! P·ower Dissipation 
The basic circuit configurations are shown in Figure ) l 
'18. Following Cushman [54], the total power dissipated by I ! 
~- gate operating at a given speed is the sum of its static 



















I T~ static term is directly related to the power 
I 




The dynamic term is a function of the capacitive 
lo~d~ng, the output voltage swing and the switching 
frequency 
Fj:gu-re 19 shows typical values of these parameters 
for several IC technologies. 
We now wish to determine the relative static power. 
This can be expressed as 
Prelative = Pstatic I ptotal' 
Thfs term will be zero if no static power is required 
~nd one if the circuit's power dissipation is constant 
regardless of frequency. The values in Figure 19 show 
that only the C-MOS technology has a negligible P 
1 
t·v. 
re a 1 e 
Therefore, on the basis of overall power dissipation, 
C-MOS:would be recommended for the fabrication of large I 
I 
array? where the duty cycle of the individual elements j 
is low. 



















' me~tion circuit yield. The yield may be defined as the 
~ercentage of the total circuits that work after completing 
cert~in p~ocessing procedures. We will limit the meaning 
jof yield to the percentage of circuits that reach the ! 
! 
firial customer as related to the number of circuits that ! 
" 
could have potentially been produced. The significance 
't 
of the yield is that there exists a very high circuit 
fitality rate because of the number of complex processing 
steps. It should be obvious that the yield directly 
affects c't>st since those circuits which "live" must pay 
forlthe processing of all the circuits that "died." In Q., I ; 
i ~ 
manj cases, it is impossible to separate faulty circuits ' 
I 
fro~ working circuits until after all processing steps are 
completed. In a highly competitive market, a difference 
of :a few percentage points in the yield can make or break i 
a company. Manufacturers are therefore very reluctant to 
reveal the yields for their processes. I 
Yield is related to many factors, the most important 
of w4ich are circuit size and processing complexity. The 
I ; 
reiasqns for the latter are obvious since the simplier the ' ' . 
• 
pr/ocess, the less that can go wrong. The former requires 
a :little more explanation. i I , 
' 
'. Generally, LSI processing begins with a wafer from 
1-1/2 to 3 inches in diameter. This wafer is subjected to 
s~veral processing steps to produce up to several hundred i 
' i 
I I . • 
I t 
I l 






















_circuits on it. The processing costs are the same, no 
mater how many circuits are on the wafer. Therefore, 
pu ting more circuits on the wafer will reduce the cost • 
of leach circuit. It is for this reason that the size of 
each circuit must be kept as small as possible. 
Since the MOS technologies have device sizes an 
56 




\: nologies, the yield and, therefore, the cost ,~oul<l be 
' 
sigtjificantly less. The MOS technologies also use only 
transistors, while bipolar technologies also require 
resistors. This simplification in the design process makes 
the MOS technologies especially attractive. 
I 
, I 
§3.4.3 Propagation Delay 
Typical gate propagation delays are also shown in 




. care. As with other parameters, different conditions are ' 
.P~esent when using small, medium and large-scale inte-
;grated circuits for any given technology. The load capa-
:cit,nce c1 indicates that except for P-MOS, the circuits 
listed are small-scale integrated (SSI) circuits. In SSI, 
.there are typically from one to six individual gates on a 
single chip. The output of each gate must, therefore, 
drive the package and lead capacitance. Since P-MOS is ; I 
' . 
j I . 
,~ ~-----------
,.,,, ... ,.,----·-,.~··-··~ - --- - .. 
:.-
... 
~sually used for: LSI circuits, its c1 represents the on-I 
57 
qhip metallization and input capacitance to the next gate. ' i • ! 
' However, we must not jump to any conclusions and think ' ' l . .. ' l 




of fifty 1 to bring it in line with the other technologies. 




a~ the outputs so that a typical 10 pF load may be driven 
i~ a similar 300 nsec. Therefore, although integrated 
circuit performance data must be viewed with great I I 
caution·given to its interpretation, we can assume that 
all the ·numbers are ''normalized'' to a given concept. If 
we suppose that the AP cell propagation delay is 100 nsec, 
a thous~n~ bit processor could execute on instruction 
.once every 100 micro-seconds. This rate is quite accept-
able ... We shall see in a later section ho\.; the LSI logic 
can be partitioned so that the average bit-slice propaga-
tio~ delay is significantly less than our 100 nsec 
f( 
• 
assumed figure. Therefore, on the basis of propagation 
delay time, the acceptable technologies are ECL, TTL, DTL 
The rela·tive slowness of C-MOS LSI circuits to bi-
polar circuits is because the output impedance of the MOS 
t~ansistors is at least an order of magnitude greater 
than bipolar transistors. Since we are driving loads ' 1: !' . 




I : , • 
. f : 
. ' j 
i ' 
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: I . 
~~e chip are relatively low values, approximately 1 pF. i 
Boweverj when driving off chip loads, as much as 20 pF 
• 
~ay be encountered [56]. A proposed solution [54] is I • 
I : 
' 
th~ use of bipolar output buffers as shown in Figure 20. I 
~his hybrid circuit retains most of the advantages of 
' ' 
I 
· 0-MOS. It additionally permits the faster driving of I I 
llarger loads. 
§3.4.4 MOS'Technology 
In summary, the primary advantages of MOS are lower 
plower consumption and smaller size than bipolar circuits. 
The smaller size permits greater packing densities and, 
therefore, more complex circuits on the same chip area. 
· Manufacturing costs are less and the percentage yield for 
a fixed area is greater than bipolar LSI due to fewer 
processing steps. Lower power dissipation permits further 
• 
i~creased component densities on the wafers. 
I 
The number of active elements to perform a logic 
function is less with MOS. MOS has a high threshold, 
which.gives it greater noise immunity. 
I ' 
I ' The main disadvantage of MOS is its low drive cap-
a~ility, However, as previously shown, complementary 
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I §3.~ AP Bit Cell Implementation \ 
i 
i' 
We will now examine one possible implementation of 
the AP bit cell described in Chapter 2. The formal des-
S9 
:cription of the AP bit cell is given in Figure 14. There 
are four functions and eleven variables. \~e have shown 
:in Appendix A how combinatorial functions may be realized 
using multiplexor circuits. The four functions of t11e 
AP bit cell are rather easily implemented using this 
\technique. 
Figure 21 shows logic which is common to more than 
one function and the D-type flip-flop used to store SB. 
' i 
Figures 22 through 25 show, respectively, the realiza-
A A tions for the BR, D, SB' and F functions. 
' ·; 
The total circuit count for one bit cell is 
1number used I circuit description equivalent gates 
lxl2=12 






1 out of 8 multiplexor 1 out of 4 multiplexor D-type flip-flop 
2-input NAND gate 
2-input exclusive OR gate inverter 
3x 7=21 
lx ~~ = 4 
9x l= 9 
2x 1= 2 
Sx l= S 
total=53 
This amounts to 53 equivalent gates. Since each bit cell 
. 
. 
has 13 signal and clock connections, we have a gate/pin 
Tia t i O Of 4 • 0 8 • 
! 
I If we fabricate more than one AP bit cell on an i I i i 
integrated circuit, the gate/pin ratio can be increased • I • 
significantly. Placing n cells on a chip would give us 


















of adjacent words (bit-slice), we will have 3n+l0 pins. 
I 




cells gates • gates/Eins i pins I • I 1 53 13 4.08 2 106 16 6.62 3 159 19 8.36 4 212 21 10.1 
we see that it is advantageous to partition the AP into 
LSI ~ircuits, each containing several cells of a bit-• I 
' 









I I . 
~ 
60 
The D propagation delay will be reduced as the on-
. , I • 











lead capacitance. It is most important to keep all delays 
to a minimum, since, because of the combinatorial array 
nature of the AP, the total propagation delay from the 
input register to the output register is proportional to 
the number of bit cells in the AP. J 
Appendix B gives some insight into the techniques 
r•quired for the computer simulation that is necessary to 
I 
I , 









some idea of the cost of an AP bit cell, 
at currently available circuits of similar 
















































RCA CD4006D 18-stage shift 72 
register 
Motorola MC1036 16 bit coinci- 64 
d e n t n1 c 111 o 1~ y 
Texas SN7483J 4 bit binary 








. At a cost of the order of $10 per cell we see that 
, nobody will run to put an AP system in their living room . 
. 
However, for a special-purpose processor for particular 
a plications, this cost would not be prohibitive. Thus, 
u til the cost of LSI circuits can be reduced at least , I 
; 
:anqther order 6f magnitude, the AP system described in 
this thesis cannot hope to achieve wide acceptance. Based 
on tlhe past history of semiconductor developments and 
























































- - - •·. ·. 
































l - Components 
I s FF i R 




I I i 
Shif't Register 
~-out Adder 
ll, - Systems 
Arithmetic 
Processor 































































• I .. 
\. I • 
: ' i 
i • 
' ' . 
~ '· 
. I 
I \ I , , 
: I'· 
l l.1 
JI : • 
: J •• : . 
' " I i·1 
i j' 
' . 




.· ' ~ l" l 
1 'J 




























he 1 gi1 t 
. .. 
.. 













. ' ., 


















1· !. I 
.. I· . 
I I . 
l . \ 
. l • .. · 
i J. j ,· 
·1 '. 








D C] ODO DO aooooo 
000 o ao Ll DO DODO 1 
• 
OD ODDO ODO. oaoo 
OD OQD DOD 0[] 00 
·DOD ODD QDO ODDO 
00 o o a DO PPO OQ 






















































































































































































12. 5 . 5 



















Typical Values for Power Dissipation Calculation 
Figure 19 
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AP Bit Cell Logic Implementation 
Stored Bit Function 
Figure 24 
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In this section it will be shown that a multiplexor 
with n control lines can implement any combinatorial 
funbtibn of n+l variables. A multiplexor with t,~o control 
.line:s is shown in Figure 26. It selects one of tl1c foL1r 
input,s as its output. Figure 27 is its truth table. It 
' 
shou:l1d b:e obvious that multiplexors can be constructed 
sµch that n control lines will select one of 2n inputs for j 
aµy nJ.~1. 
, . . I 
i ·. 1. 1 
' The term ''m~l tiplexor'' originally came from its use 
. I 
.~ in time divisipn multiplexing schemes (TDM) where dif-
1 ferent inputs would be sampled during specific time 
~nter:va1s·. The term ''data selector'' also adequately 





! \ Figure 28~shows the four 
: I 
a: ~ingle boolean function. 
possible functions F(X) 
We can see that any such I 
i • i 
functlion is 
, I either O or 1, or the variable X or its com-I I 
plemeht X. 
Now, suppose we have a boolean function F(a,b,c) 




connect variables a and b to control inputs CO and cl of 
the multiplexor, we get a new multiplexor truth table as 





than an ab pair selects one of four single variable 
functions of For • F . , F. 1' i=0,2,4,6 • C • any pair ,-1e wire 1 1+ 
tlie xi/2 input of the multiplexor to the a p I) 1~ o I) 1~ i z1 t e 
fu·nction of If the complement of • I' C q ll i 1~ C ll , c. C 15 an ' 
inverter may be used if Z is not available. Sometimes, 
the proper choice of control variables will eliminate 
the need for an inverted variable. In certain cases, 
functions of more than n+l variables can be implemented 
in this manner. 
74 
As an example, let us consider a full-bit adder stage '' • ' 
wiith carry.· The truth tables representing the sum and 
car~y outputs are shown in Figure 31. Figure 32 is the 
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y C SUM 
0 0 0 0 
0 1 1 0 
--1··: 
. '• 0 1 0 
1 l 0 1 
• ,a 0 1 0 
0 0 1 
:1 :o 0 1 
1. 
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COMPUTER-AIDED CIRCUIT ANALYSIS 
:§_-~-. ·l Cornpu ter -Aided Design 
The design of integrated circuit cells necessitates 
'· 
C'Clniputer~aided circuit analysis. When working with a 
d·iscrete component circuit, it is possible to construct I I 
. I 
a "bfCf?ad-board" from a basic design to evaluate circuit 
performance. Various components may be changed. Temper-/ 
ature and radiation effects may be studied by direct 
experimentati~n. Feasibility models may be built quite 
easily . 
. 
' Pr~sent fabrication techniques do not permit such . . ' I 
I 
me~hods to be u~ed in the evaluation of integrated circuit 
' 
cells. The high cost of mask preparation and circuit 
fabrication means that a circuit must perform properly 
the first time it is made. It is for these reasons 
tha~ computer-aided cir~uit analysis is so important. 'l 
. j 
1 j The organization of a typical circuit analysis 
l 
program (CAP) is shown in Figure 33. The program accepts . I 
I 
' a ;topological descxiption of the circuit, the voltage and ' ' 
' 
' current waveforms which will excite the circuit, and / 
/ 
----
·. environmental parameters such as temperature and radiation. 
i• 
' 



















I The CAP first converts a description of the circuit I 
83 
I elemen'ts and their intetrconnections into a set of circuit r 
' 
eqpations. The two most widely used methods are nodal 
analysis and the state-variable approach. Since nodal 
equations may be generated quite simply, their character-
~stics will be explained further. 
§B.2 Circuit Equations 
(In the case of a linear circuit, the nodal equations 
• 
are of the form Yv=i where Y is the nodal admittance 
... 
matrix, vis the vector of nodal voltages to be found, and 
i is a vector representing independent source currents 
[ 49] . The term y .. in Y is the sum of admittances of all 11 
the branches connected to node i while y .. is the negative 
lJ 
of the sum of the admittances of all branches connecting 
. 
nodes i and j. The sum of all currents entering node k 
is ik. A simple example of nodal analysis is the circuit 


























Now if we multiply this by the vector of node 























which is the total current out of each node. 
Non-linear nodal equations are written as 
'Y{v,t),;,i(t) where each equation represents a summing of ' ' ,. '~ i 
' 
current contributions at a node. The non-linearities 
84 
are restricted to be voltage rather than current dependent. 
However~ since we will be considering only voltage control-
led devices when we examine MOS transistors, this restric-
tion presents no problem. 
The state variable approach yields a set of first-
Order differential equations with a minimal set of unknowns. 
A proper tree consisting of all voltage and current sources, 





state variables are the capacitive voltages and inductive 
currents. For linear circuits, we obtain a matrix equation 
• 
of the form x=Ax+Bu where A is the coefficient matrix 
• relating the state variable x to its derivative x, and B 
I is the coefficient matrix relating the effects of the 
inq.ependent source vector u. Actually, any net\•;01·1~ \rari-1 I 
aple can be expressed in terms of the state variables and I ! 
independent sources. This results in an equation of the 
form y=Cx+Du where y is a vector of the desired output 
! 
variables and C and Dare again coefficient matrices. For 
the non-linear case, the above two equations are of the 
form 
• 
x = A(x,u,t) 
y = C(x,u,t) . 
§B~3 Transient Analysis 
The evaluation of digital circuit performance neces-
s~tates transient analysis. The general procedure is to . ! r 
i 
ev~luate the state of the circuit at a given point in time 
and to extrapolate ahead to the next time point. The non-i I 
f lihear analysis problem is to obtain the solution to a set i I • i 
of first-order non-linear differential equations. This ' 
system of equations may be written 
• 
x(t) = f(x(t)). 













done either a priori, or as the result of de circuit 
: 
anilysis. Since the simulation of digital circuits may 
involve feed-back to hold a given state, the set of initial 
conditions will be used. 
I §B.4 Numerical Integration 
! 
i 
The numerical integration of a system of simultaneous 
ordinary differential equations is a very important topic. 
' 
Wh¢~ dealing with a circuit network, we must integrate a ; I 
I 
"st~ff" s[Ystem of equations. By "stiff" we mean that the 
I ' 
tim~ constants of the circuit vary over a very wide range I 
of Jalues. This means that unless we are careful, the 
inte~r~tion steps will be determined by the smallest time 
. I 
I 
cons~ant in the circuit. Thus, the use of explicit inte-
I I 
! j I 
grat 1ion procedures result in excessive computer time for . ' : 
I 
-·. 
the ~ransient response of networks containing widely 
spaced time constants. These explicit procedures are 
' 
typified by the forward Euler method where 
• 
x(t+h)-x{t2 X (t) - h • 
Th1s· can be rearranged into the form 
x(t+h) = hf(x(t))+x(t) 
• 
Thus x(t+h) is defined explicitly in terms of x(t). 
Other examples of explicit integration schemes include 



















Alternatively, an implicit integration approach may 
be considered where 
x(t+h) = hf(x(t+h))+x(t) 
• 
In this backward Euler method, the unknown x(t+h) .. 1s an 
implicit function of x(t). This equation may be solved 
fot x(t+h) by the Newton-Raphson method. The trapezoidal 
. j 
integration method is another example of an implicit 
I 
scheme. The Runge-Kutta methods are a third class of 






Schichman [50] discusses the use of an implicit 
87 
:1n~egration scheme which is not dependent on the smallest 
1 
tike constant in the circuit. Becuuse of this, he 
f 
presents results indicating that his implicit scheme is an 








The significant results of Schichman are as follows: 
i . 2 
= -xn_ 1 Ch1) /[h2 (zh1+h 2)J 
+xn(h1+h 2) 2/[h2 (2h1+h2)] 
• 
+xn+1h1Ch1+hz)l(Zh1•hz) 
where the step sizes h1 and h 2 are 
hl = t t n+l- n 










I ' : ' 88 i 
N6te that if h1=h 2=h the above reduces to_/ 
4 
+ -x + 3 n 
The local truncation error is given by 
' \ i 
2 . 
'!hxn+l • 
En+l = [Ch1) 2 Ch1 +h 2) 2[/[6(2h1+h 2)JyC 3)ct*) 
where yC 3 )ct*) is the third derivative of y with respect 
* 
tot. t is contained on the interval [tn,tn+l]. 
Equation (1) is solved by the Newton-Raphson 
iteration scheme for 
2 




In summary, we have defined the function$ such that its 
I 
' 
zero •cxn+1)=0 will give us the root xn+1· 
§B.5 MOS Device Model 
The MOS model we will use is based on designs by 
Feller. It follows the derivations of Hofstein and Sah 
by neglecting the effects due to ionized acceptors. 
Although the P-channel device model matches experimental 
results quite well, the N-channel devices are 50% too 
fast when compared to the RCA C-MOS process. This is 







· P-well which is made to form the N-channel devices. 
Further work must be done in this area. 
We follow a derivation based on Figure 35 that is 
s·im;ilar to that of Ihantola [59]. However, instead of 


























:T·.hd significant result of this modification of Ihantola' s 
1 
procedure is that we now have a completely bi-directional 
model. As shown in Figure 36, there are two current 
sources, one dependent on Vg-Vs and the other dependent 
on Vg-Vd. The symmetry and simplicity of this model make 
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